Two Dimensional Modeling of III-V Heterojunction Gate All Around Tunnel Field Effect Transistor by Vijh, M. et al.
JOURNAL OF NANO- AND ELECTRONIC PHYSICS ЖУРНАЛ НАНО- ТА ЕЛЕКТРОННОЇ ФІЗИКИ 
Vol. 9 No 1, 01030(4pp) (2017) Том 9 № 1, 01030(4cc) (2017) 
 
 
2077-6772/2017/9(1)01030(4) 01030-1  2017 Sumy State University 
Two Dimensional Modeling of III-V Heterojunction Gate All Around Tunnel Field Effect 
Transistor  
 
Manjula Vijh1,2, R.S. Gupta3, Sujata Pandey4,* 
 
1 Amity University Uttar Pradesh, Noida, India 
2 Amity School of Engineering and Technology, New Delhi, India 
3 Maharaja Agrasen Institute of Technology, New Delhi, India 
4 Amity Institute of Telecom Engineering and Management, Amity University Uttar Pradesh, Noida, India 
 
(Received 06 December 2016; revised manuscript received 08 February 2017; published online 20 February 2017) 
 
Tunnel Field Effect Transistor is one of the extensively researched semiconductor devices, which has 
captured attention over the conventional Metal Oxide Semiconductor Field Effect Transistor. This device, 
due to its varied advantages, is considered in applications where devices are scaled down to deep sub-
micron level. Like MOSFETs, many geometries of TFETs have been studied and analyzed in the past few 
years. This work, presents a two dimensional analytical model for a III-V Heterojunction Surrounding 
Gate Tunneling Field Effect Transistor. 2-D Poisson’s equation in cylindrical coordinates has been solved 
to derive the expression of Surface Potential and threshold voltage of the device. A broken gap GaSb/InAs 
heterostructure has been considered in this work. Variation of potential profiles are shown with different 
gate and drain biases, by varying radius of the transistor,and different gate metals. Also, variation of 
threshold voltage is shown with respect to channel length and radius of the nanowire. 
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1. INTRODUCTION 
 
Due to an increasing demand for low power con-
sumption in electronic circuits, semiconductor devices 
have been scaled down tremendously in the past few 
years. As device dimensions are scaling down, tradi-
tional MOSFETs are facing certain design challenges 
such as, high subthreshold slope (SS), high leakage cur-
rents, and many other short channel effects. This minia-
turization of semiconductor devices has led to extensive 
research in the field of device physics where researchers 
are modeling new devices which can replace existing 
devices. One of these devices is Tunnel Field Effect 
Transistor (TFET), which is considered as a suitable 
replacement of traditional MOSFET. The main differ-
ence between MOSFETs and TFETs lie in the working 
phenomenon of both these devices. The mechanism of 
raising or lowering an energy barrier to control the flow 
of current is the main working principle of a MOSFET. 
On the other hand, Tunnel FETs work on the principle 
of tunneling, where carriers tunnel through a potential 
barrier between source and the channel. Due to this 
built in tunnel barrier, Tunnel FETs are more immune 
to short channel effects, show small leakage current and 
provide SS below 60 mV/decade. These advantages come 
with a trade-off, and that is, TFETs are afflicted to low 
ON current. To improve the ION of a TFET, many design 
modifications have been proposed by researchers. These 
include, alterations in device geometry (DGTFETs, GAA 
TFETs), Band-Gap engineering, Heterojunction TFET, 
carbon nanotube TFETs etc. III-V semiconductor com-
pounds have also gained a tremendous attention in im-
proving Ion of TFETs. In comparison to homojunction 
TFET, heterojunction TFETs can achieve high tunnel 
current. [1-4]. 
This paper proposes a mathematical model of a III-V 
Heterojunction Surrounding Gate Tunnel FET, by solving 
2-D Poisson’s equation in cylindrical coordinates. A broken 
gap alignment of GaSb-InAs junction at the source end 
has been taken into consideration. Broken gap alignment 
gives better performance as compared to notched gap and 
staggered gap alignments. [5-6] 
 
2. DEVICE STRUCTURE AND MODEL 
 
The cross-sectional view of GaSb-InAs Heterojunc-
tion Gate All Around Tunnel FET is shown in Fig. 1. It 
is an n-channel device with Channel length 
(L)  22 nm, Radius (R)  10 nm, oxide thickness 
(Tox)  5 nm, body doping (Na)  1021/cm3, source/drain 
doping (Ns/Nd)  1015/cm3, and gate work func-
tion  5.1 eV. 
 
 
 
Fig. 1 – A GaSb-InAs Heterojunction GAA TFET: Cross sec-
tional view 
 
2.1 Analytical Model 
 
The potential profile in the channel region is modeled 
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by solving 2-D Poisson’s equation in cylindrical coordi-
nates, which is given by: 
 
 
 2
2
( , )
,1 a
InAs
r z
r
r z qNr
r r z


 
      
 
 (1) 
 
where z is the position along the channel, r is the radial 
distance, q is the charge of an isolated atom, Na is the 
acceptor concentration, ψ(r, z) is the potential of the 
device and InAs is the permittivity of InAs channel. 
The potential can be expressed as a sum of two 
terms, i.e. ψ0(r), and ψ1(r, z); where ψ0(r) is the solution 
of 1-D Poisson equation, and ψ1(r, z) is the solution of 
homogeneous Laplace equation [7-8]. Hence, the poten-
tial can be written as: 
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Equations (3) and (4) can be solved by using the fol-
lowing boundary conditions: 
 Electric field at the center of the channel is ze-
ro, i.e. 
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 The electric field displacement at the gate and 
channel interface is given by: 
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where VGS is the gate to source voltage, MS is the work 
function between the metal and semiconductor layer, 
and Cox is the oxide capacitance. 
 The potential at the source side, i.e. at z=0 is 
given by: 
 
  ,0 biSourcer V   (7) 
 
 The potential at the drain side, i.e. at z=L is 
given by: 
 
  , biDrain DSr L V V    (8) 
 
where VDS is the drain to source voltage. 
The expression for surface potential can be derived 
by solving equation (2) for ψ0(r) and ψ1(r, z) respectively. 
ψ0(r) is the solution of 1D Poisson’s equation and 
can be easily obtained using parabolic approximation 
method. Expressing ψ0(r) as a second order polynomial: 
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where x0, x1 and x2 are arbitrary constants. Using 
boundary conditions (5) and (6), solution of equation (3) 
can be obtained as: 
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To obtain ψ1(r, z), we solve equation (4) by variable 
separable method, i.e. 
 
  1 , ( ) ( )r z G r H z    (11) 
 
Solving for G(r) and H(z) we get a generalized solu-
tion as: 
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where Jm is the Bessel Function of order m, and n is 
the Eigen value that satisfies the relation: 
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where t′ox  R ln (1 + tox/R). By solving equation (12) 
using the boundary conditions given by (7) and (8), we 
can get the value of coefficients A and B as: 
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Substituting equation (10) and equation (12) in 
equation (2), we get the complete expression of surface 
potential of the device. 
After calculating the surface potential of the device, 
the expression for threshold voltage can be obtained 
using constant current method.  
Finally, drain current of this device can be calculated 
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by calculating the tunneling rate given by Kane’s Model 
[9], and integrating it over the volume of the device. 
 
2.2 Simulated Model 
 
The proposed mathematical model for TFET is vali-
dated using TCAD simulations. The simulations have 
been carried out on SILVACO ATLAS device simulator. 
The models that have been used are Concentration de-
pendent mobility model, SRH recombination, Auger 
recombination, Electric field dependent mobility model, 
Band gap narrowing, and Kane’s model for band to 
band tunneling [10]. Tunneling parameters AKane and 
BKane are used as mentioned in [8, 9]. 
 
3. RESULTS AND DISCUSSION 
 
3.1 Surface Potential 
 
Potential profile of the device has been simulated 
for different gate and drain biases, by varying the radi-
us, and by using different gate materials. The results of 
the analytical and simulated model are and results are 
in agreement with each other. 
Fig. 2 shows the surface potential profile with vary-
ing Vgs, keeping Vds constant. It can be seen that for 
low Gate voltages tunneling does not take place in the 
channel region of the device. As the gate bias increases, 
potential in the intrinsic channel increases and tunnel-
ing starts to take place. This results in the formation of 
lateral electric field. 
 
 
 
Fig. 2 – Potential profile with varying Vgs 
 
Fig. 3 shows the potential profile for different drain 
voltages, keeping gate to source voltage as constant. As 
there is an increase in drain voltage, the potential near 
the drain end increases, but there is not a noticeable 
change in the potential near the source-channel junc-
tion. We can infer that the drain voltage does not im-
pact the tunneling rate at the source side. 
 
 
 
Fig. 3 – Potential profile with varying Vds 
 
Next, the effect of radius on the potential profile is 
depicted in Fig. 4, 5 and 6. We have simulated the po-
tential for different radii of 5 nm, 7 nm, 10 nm, by vary-
ing Gate bias and keeping the drain to source voltage 
as constant. The channel length is 22 nm for all the 
simulations. It can be clearly seen that increasing the 
radius of the TFET for increasing gate voltage, increas-
es the potential along the channel. 
 
 
 
Fig. 4 – Potential profile with Radius  5 nm 
 
 
 
Fig. 5 – Potential profile with Radius  7 nm 
 
 
 
Fig. 6 – Potential profile with Radius  10 nm 
 
Fig. 7 shows the variation of potential along the 
channel of the TFET by varying metal work function. It 
is evident that, with the reduction in metal work func-
tion, the tunneling width narrows down which leads to 
an increase in tunneling probability at the source side, 
thus increasing the current. 
 
 
Fig. 7 – Potential profile with different gate metals 
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3.2 Threshold Voltage 
 
The variation of threshold voltage by changing 
channel length and radius of the device, is shown in 
Fig. 8 and 9. Here, gate to source voltage is kept fixed 
and drain to source voltage is varied. Fig 7 shows that 
the threshold voltage decreases with increasing drain 
voltage. Also, as the channel length increases, the 
threshold voltage increases. Fig.8 shows that as the 
radius of the channel is increased, threshold voltage 
decreases. 
 
 
 
Fig. 8 – Threshold voltage with varying channel length 
 
 
 
Fig. 9 – Threshold voltage with varying channel radius 
3.3 Drain Current 
 
Fig. 9 shows the variation of drain current with ap-
plied gate bias. It is seen that a high on current has 
been achieved in heterojunction surrounding gate tun-
nel field effect transistor. It is also observed that drain 
current increases by increasing drain voltage. 
 
 
 
Fig. 10 – Variation of drain current with applied gate voltage 
 
4. CONCLUSION 
 
A III-V Heterojunction Gate All Around Tunnel 
Field Effect Transistor has been modeled and validated 
in this work. The analytical model is derived by solving 
2-D Poisson’s equation in cylindrical coordinates. The 
expression for surface potential has been derived, and 
its dependence on various parameters such as gate and 
drain voltages, channel radius, various gate metals has 
been discussed. Based on the potential, the threshold 
voltage of the device has been calculated and modula-
tion of threshold voltage with channel length and radi-
us has been observed. Also, the variation of drain cur-
rent with gate voltage has been depicted. The results 
are validated using SILVACO ATLAS device simulator. 
This work can further be extended to obtain the fre-
quency of the device. 
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